To see this working, head to your live site.

How to fix clock gating setup violations, other than swaping and increasing the drive strength ofc cells ??

2 answers0 replies

Comments

Commenting on this post isn't available anymore. Contact the site owner for more info.

It is tough to fix clock gating violations after CTS stage.

There are certain things you can check

Placement of clockgate.

Control on Clock skew.

( I assuming that there is no chance of data optimisation)

Then is there any methods to fix clock gating setup violations?

Building a strong Community of VLSI Engineers