Home
TCL Programming for VLSI
4x-Learning Platform
Wafer LAB
VLSI Forum
Topics
Semiconductor Updates
VLSI-Repository
More
Do we see hold and setup in single path?
You will see these cases on following conditions
If setup and hold uncertainty value are not set correctly.
If you are seeing timing in the merge modes with different corners.
If there divergence in data path.
You will see these cases on following conditions
If setup and hold uncertainty value are not set correctly.
If you are seeing timing in the merge modes with different corners.
If there divergence in data path.